

PG186-A00

256b GDDR6 x16
DP + DP + DP + HDMI/DP

TABLE OF CONTENTS



Page Description

1	Table of Contents
2	Block Diagram
3	PCI Express
4	PCI Termination
5	MEMORY: GPU Partition A/B
6	MEMORY: FBA Partition 31..0
7	MEMORY: FBA Partition 63..32
8	MEMORY: FBB Partition 31..0
9	MEMORY: FBB Partition 63..32
10	MEMORY: GPU Partition C/D
11	MEMORY: FBC Partition 31..0
12	MEMORY: FBC Partition 63..32
13	MEMORY: FBD Partition 31..0
14	MEMORY: FBD Partition 63..32
15	GPU PWR and GND
16	GPU Decoupling
17	GPU DECOUPLING
18	IFPAB TALL-DP
19	IFPE DP
20	IFPF USBC
21	IFPC HDMI 2.0/DP
22	IFPD DP
23	NVHS INTERFACE
24	MISC: FAN,THERMAL,JTAG,GPIO,STEREO
25	MISC3: ROM, STRAPS



Page Description


26	MISC: XTAL, PLL
27	PS: 5V
28	PS: 1V8
29	PS: PEXVDD
30	PS: FBVDD CONTROLLER,PHASE 1
31	PS: FBVDD PHASE 2
32	PS: NVVDD CONTROLLER OVR8
33	PS: NVVDD Phase 1, 2
34	PS: NVVDD Phase 3, 4
35	PS: NVVDD Phase 5, 6
36	PS: NVVDD Phase 7, 8
37	PS: INPUT SWITCH RTD3
38	PS: INPUT SWITCH RAIL BALANCE
39	PS: 12V CURRENT STEERING
40	PS: INPUTS, FILTERING AND MONITORING
41	PS: CURRENT STEERING,HOT UNPLUG DETECT
42	PS: PRE-FILTER
43	SEQUENCE: 5V, 1V8, NV3V3 ENABLE
44	SEQUENCE: NV, PEX, FB ENABLE
45	SEQUENCE: PCIE VOLTAGE MONITOR
46	SEQUENCE: MISC
47	LED & FAN HEADERS
48	LED 2
49	Mechanical: Bracket/Thermal Solution


Page Description















































MICRO-STAR INT'L CO.,LTD
MS-V386

Size Custom	Document Description PAGE 24: MISC: Fan, Thermal, JTAG, GPIO, STEREO	Rev
Date: Wednesday, November 20, 2019	Sheet 24 of 49	





H=High :Tied to 1.8V
M=Middle:Tied to 0.9V
L=Low :Tied to 0V


STRAP2	STRAP1	STRAP0	RAMCFG[4:0]	
L	L	L	0000	RAMCFG TBD
L	L	H	0001	RAMCFG TBD
L	H	L	0010	RAMCFG TBD
L	H	H	0011	RAMCFG TBD
H	H	L	0110	RAMCFG TBD
H	H	H	0111	RAMCFG TBD

ROM_SO	ROM_SI	ROM_SCLK	DUMMY[2:0]FS_OVERT	1:ENABLE 0:DISABLE	
L	L	L	XXX1	FS_OVERT ENABLE	DEFAULT
L	L	M	XXX0	FS_OVERT DISABLE	


STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE	
M	H	H	1	1	1	1	
M	H	L	1	1	1	0	1:SMB_ALT_ADDR ENABLE 0:SMB_ALT_ADDR DISABLE
M	L	H	1	1	0	1	
M	L	L	1	1	0	0	1:DEVID_SEL REBRAND 0:DEVID_SEL ORIGINAL
L	H	M	1	0	1	1	
L	M	H	1	0	1	0	1:PCIE_CFG LOW POWER 0:PCIE_CFG HIGH POWER
L	M	L	1	0	0	1	
L	L	M	1	0	0	0	1:VGA_DEVICE ENABLE 0:VGA_DEVICE DISABLE
H	H	H	0	1	1	1	
H	H	L	0	1	1	0	
H	L	H	0	1	0	1	
H	L	L	0	1	0	0	
L	H	H	0	0	1	1	
L	H	L	0	0	1	0	
L	L	H	0	0	0	1	Default
L	L	L	0	0	0	0	

RAMCFG[4:0]	DENSITY	WIDTH	VENDOR
00000	8Gb	256-bit	Samsung
00001	8Gb	256-bit	Micron
00010	8Gb	256-bit	Hynix
00110	16Gb	256-bit	Samsung
00111	16Gb	256-bit	Samsung





1v8 Switcher





Remove PS_1V8_MAIN_EN


PEX Switcher


EN: $3.3V \cdot (10K/27.4K) = 1.2V$
ENABLE DISCHARGE OF PEX_VDD

$$0.6V \cdot (1 + 10K/14.7K) = 1.008V$$











MICRO-STAR INT'L CO.,LTD


MS-V386

Size Custom	Document Description PAGE 33: PS: NVDD Phase 1, 2	Rev 1.0
Date: Thursday, November 21, 2019		Sheet 33 of 49




AND GATE LOGIC FOR P-BOARD			
GPIO1	GPIO29	SWITCH	VOUT
0	0	0	12V_F
0	1	0	12V_F
1	0	0	12V_F
1	1	1	3V3A












12V CURRENT STEERING (UNDER POWER BOOT):
GUIDES CURRENT FROM PEX EDGE TO PEX 6/8 PIN INPUT AREA



12V CURRENT STEERING (UNDER POWER BOOT):
GUIDES CURRENT FROM PEX EDGE TO PEX 8 PIN INPUT AREA








GPIO12_LOW_PERF*	GPU SPEED
0	Slow
1	Normal

A 2 x 4 auxiliary power connector plug from the power supply unit must not use the 75 W sense coding (Sense1=Open and Sense0=Ground) to avoid end-user confusion.



MICRO-STAR INT'L CO.,LTD
MS-V386

Size Custom
Date: Wednesday, November 20, 2019
Document Description
PAGE 41: PS: Current Steering, Hot Unplug Detect
Rev 0
Sheet 41 of 46



MODE PIN STATUS	MULTIPLEXER OPERATION
LOW	DEVICE A
TRI-STATE(FLOATING)	STAND-ALONE
HIGH	DEVICE B

ENABLE PIN STATUS	MULTIPLEXER OPERATION
LOW	FULLY FUNCTIONAL
TRI-STATE(FLOATING)	LIMITED FUNCTION
HIGH	STANDBY





MICRO-STAR INT'L CO.,LTD

MS-V386


Size Custom Document Description PAGE42; PS: Pre-Filter Rev 1.0


Date: Wednesday, November 20, 2019 | Sheet 42 of 49




MICRO-STAR INT'L CO.,LTD
MS-V386

Size Custom	Document Description PAGE 43: SEQUENCE:5V,1V8,NV3V3 ENABLE	Rev 1.0
Date: Wednesday, November 20, 2019		Sheet 43 of 49





Remove LED BOOST



Remove LED BOOST




Remove LED2


00205363
RD(C)2020050801
MSI CONFIDENTIAL
weistang(唐浩健)
劉巍
(30001789)
RMA工程課

MICRO-STAR INT'L CO.,LTD		
MS-V386		
Size	Document Description	Rev
Custom	PAGE 48:LED2	1.0
Date: Wednesday, November 20, 2019		Sheet 48 of 49

Brackets:





Bracket Screw




EMI CLIPS




GPU Socket Symbol




GPU Mounting holes



STIFFENER



Mechanical Holes Symbol



MICRO-STAR INT'L CO.,LTD
MS-V386

Size Custom Document Description PAGE 49:MECHANICAL;BRACKET/THERMAL SOLUTION Rev
Date: Tuesday, November 26, 2019 Sheet 49 of 49